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ABSTRACT

An abstract of the dissertation of Edin Sijercic for the Doctor of Philosophy in
Electrical and Computer Engineering presented September 9, 2009.

Title: Simulation of lnSb Devices Using Drift-Diffusion Equations

Silicon technology has for several decades followed Moore's law.
Reduction of feature dimensions has resulted in constant increase in device
density which has enabled increased functionality. Simultaneously,
performance, such as circuit speed, has been improving. Recently, this trend
is in jeopardy due to, for example, unsustainable increase in the processor
power dissipation. In order to continue development trends, as outlined in
ITRS roadmap, new approaches seem to be required once feature size
reaches 10 - 20 nm range.
This research focuses on using 111-V compounds, specifically indiumantimonide (lnSb), to supplement silicon CMOS technology. Due to its low
bandgap and high mobility, lnSb shows promise as a material for extremely
high frequency active devices operating at very low voltages. In this research
electrical properties of lnSb material are characterized and modeled with
special emphasis on recombination-generation mechanisms. Device
simulators based on drift-diffusion approach - DESSIS and nanoMOS - are

modified for lnSb MOSFET design and analysis. To assess the quality of lnSb
MOSFET designs several figures of merit are utilized: lanllott ratio, 1-V
characteristics, threshold voltage, drain induced barrier lowering (DIBL) and
unity current gain frequency for different configurations and gate lengths. It is
shown that significant performance improvement can be achieved in lnSb
MOSFETs through proper scaling. For example, extrapolated cutoff
frequencies reach into THz range. Semi-empirical scaling rules that remedy
short channel effects are proposed. Finally, quantum mechanical (QM) effects
in lnSb MOSFET and their effect on device performance are examined using
nanoMOS device simulation program. It is found that nonparabolicity has to be
properly modeled and that QM effects have a large effect on threshold voltage
and transconductance and should be included when analyzing and designing
deca-nanometer size lnSb MOSFETs.
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1. Introduction and motivation

1.1 Problem statement
One of the most commonly used parameters to asses performance of
the high-speed devices is the unity gain frequency. Trends in the recent years,
for Silicon based MOSFETs, SiGe HBTs and lnP HEMTs are shown in the Fig.
1 [1]
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Figure 1: Trends in the evolution of the high speed devices show exponential
increase in the unity gain frequency which can lead to the prohibitive increase
in the power density [1] Copyright by World Scientific Publishing Company
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In the past, increase in the unity gain frequency has led to the increase in the
operation frequency. This increase, in turn, would lead to the increased power
dissipation, for example through interconnect losses [2], increase in the
leakage current and the nature of CMOS circuit operation. Also, reduction in
the gate length, which is mainly responsible for the increase in the frequency
shown in the graph, will enable larger device densities, leading to the larger
power density. Currently, smallest commercial MOSFET gate length is 35 nm
and HEMT 50 nm.
Increase in the processor power, active and leakage, is shown in the
Fig. 2 [3]. Clearly, these figures illustrate that power is one of the main
roadblocks to successfully maintaining Moore's law. In order to sustain product
technology trends, as outlined in ITRS roadmap [4], new technologies will be
required.

2

Figure 2: Processor power trends show much faster increase of the leakage
power over active power which may impede future generations of processors
[3]. Copyright by Intel Corporation

1.2. Current solution
Further increases in the frequency of the execution of the single core
processor would lead to the enormous power dissipation, which becomes
prohibitive. One way to avoid this "wall", which microprocessor industry has
already adopted, is to increase throughput, i.e. parallelize execution by using
multiple cores. Trade-off in this approach is diminishing return with increased
number of cores. At some point in the future, adding cores would not increase
performance substantially, given the Amdahl's "Law":
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Max.

speedup=

1

p
(1-P)+N

(1)

Where P is the fraction of the software code that can be parallelized
and N is the number of cores. If number of cores tends to infinity, benefit or
speed up will saturate at -

1
-. In real world applications, this saturation will

1-P

occur fairly quickly. Also, this approach presents challenge to the software
developers to massively parallelize code, increasing the value of P.

1.3 Potential future solutions
Alternative way would be to use materials other than silicon, which
would enable higher current gain cut-off frequency h for the same gate length
and lower power consumption. This approach is already subject of intense
research, e.g. in [5, 6, 7, 8]. However, some of the drawbacks of these new
materials include the lack of the suitable process infrastructure, and the cost
of setting one up, since the semiconductor industry is currently very heavily
invested in silicon manufacturing infrastructure. Manufacturing of the devices
based on these new materials or device designs can be substantially more
expensive than silicon. Other potential issues are increased leakage at the
room temperature, requiring cooling or some other expensive technique to
enable device operation. Also, some materials may have a very different
performance for PMOS and NMOS devices, making CMOS logic useless, i.e.
4

slower device reducing overall performance or requiring larger area, rendering
this new technology impractical. Hence, new logic technologies may be
required, potentially increasing area and the cost.
For example, carbon nanotubes have been investigated for transistor
applications [9, 1O]. Although they do show some promising results, there are
problems with mass production and control of the nanotube conductivity.
Surface features, which are hard to control, can condition nanotube to be
either a conductor or semiconductor rendering its use in practical circuits
somewhat dubious.
Use of alternative materials is the subject of the research presented here. We
have focused on 11I-V compounds, in particular indium antimonide, as an
alternative to silicon. Among bulk I11-V compounds, lnSb shows the highest

v-1s- 1) and saturation velocity (5x107 cm/s) and has the

mobility (7.8x104 cm 2

smallest bandgap (0.17 eV). Hence, we expect lnSb MOSFET devices to have
much higher h than silicon based, for the same gate length. Also, due to its
high electron mobility, "knee" voltage on the I-V curve could be attained at
much lower drain voltage, compared to the silicon, allowing for a low power
operation. Comparison of some important physical parameters of Si, GaAs,
lnAs and lnSb is shown in the Table 1. In practical MOSFET devices it is
inversion layer mobility that matters and it is usually significantly smaller than
the bulk value, as discussed later. One exception are HEMT devices that can
have. channel mobility close to intrinsic material values [11]. Mobility can also

5

be manipulated by judicious use of strain as is done in modern Si MOSFETs
[12, 13].

Bandgap [eV]
effective electron mass
electron mobility [cm 2V 1s- 1]
saturation velocity [cm sHole mobility

1

1

Si
1.1
0.19

lnSb
0.175
0.013

GaAs
1.43
0.072

1,500

78,000

8,500

7

10
450

5*10
850

7

107
400

lnAs
0.354
0.023
40,000
3.5*10'
500

Table 1: Electrical properties of common semiconductors

In addition, Intel and QinetiQ have published work on quantum well
transistors using indium antimonide [5]. This device shows promising trends as
a substitute for silicon in the future MOSFETs. In particular, energy-delay
product is substantially improved in lnSb device over silicon based MOSFET,
due to lower supply voltage and higher electron mobility, as shown in the Fig.
3 [5]. Energy-delay product is a useful metric for the efficiency of the devices,
which represents energy required to run device at the particular speed.
Lowering energy-delay product enables operation at the higher speed with the
same energy, or alternatively, same speed operation at the lower energy [14].
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Figure 3: Energy-delay product in Si MOSFETs, 111-V QWFETs (or HEMTs)
and carbon nanotube FETs; superior performance of the 111-V devices [5].
Copyright by IEEE

Exponential fits were generated for the graphs in the Fig. 3 and are given in
eq. (2) - (4). In general, data points for the proposed solution should be below
the silicon curve by at least factor of 2, in order to make it economically
attractive.
If we choose 100 nm gate length, separation in energy-delay product
between lnSb and Si is more than a decade. This means that for the same
gate length we can achieve better figure of merit, or alternatively, for the fixed
energy delay product we can utilize larger gate length with lnSb. Hence, Intel
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researchers [5] conclude that lnSb is the most promising material in this
respect and that it could lead to significant reduction of dissipated power.

Si
CN

MOSFET = 5.22 · 10-32 · e(1n(Lg} 2.586 )
FET=l0- 27 ·e(1n(Lg))

InSbHEMT = 1.871 · 10-32 · e(in(Lg}1.5s)

(2)
(3)

(4)

However, due to very small bandgap, lnSb devices may have high
leakage current at room temperature. For this reason, lnSb devices were used
primarily as photo-diodes at low temperatures (77K) but not as transistors for
digital logic. This problem needs to be solved if lnSb is to be considered as a
supplement to silicon. Also, lnSb hole mobility is about 100 times smaller than
electron mobility at the room temperature and intrinsic material. This makes ptype device much slower than n-type, making CMOS technology with lnSb
inefficient, as explained earlier. New logic operation using n-type devices only
should be employed and investigated. Alternatively, p-channel devices could
be improved through strain engineering or by employing heterojunction
structures. In this dissertation, however, our primary interest is in investigating
n-channel devices.
Additional challenge in making the case for and investigating lnSb
transistor operation, which is the ultimate objective of this research and
dissertation, is adequate modeling. High nonparabolicity and degeneracy
8

necessitate modification of the carrier density equations, as well as
Schrodinger equation. Based on our literature survey, only limited effort has
been spent in this direction. Detailed overview of the current state of the art is
given at the beginning of each subsection.
Summary of the pros and cons of lnSb discussed in our work is given in
/

Table 2.
Pro
High mobility
High velocity
sat

Con
High electron intrinsic cone
Large disparity between n and p
mobility

Table 2: Pros and Cons of the material properties of lnSb for the transistor
applications

In the first part of the dissertation, we discuss research goals and
metrics used to assess performance of the proposed device. In the second
part we describe in detail important electrical properties of lnSb which enable
high performance MOSFET. In the third part DESSIS software implementation
of this material is described. Since recombination-generation limits lonlloff ratio,
in the fourth section we discuss these mechanisms in detail. Fifth part
describes exclusion/extraction principle, which limits carrier generation in lnSb
device, enabling room temperature operation. Calibration and validation of this
mechanism, through diode simulations, is described in the sixth section. Part
seven discusses design of relatively large lnSb MOSFETs and their
performance and part eight deals with quantum mechanical effects in deca9

nanometer MOSFETs. Here we discuss necessary modification of the
Schrodinger equation to account for the nonparabolicity and propose selfconsistent methodology to calculate the effective mass and energy
eigenvalues. This methodology is demonstrated on the dual-gate MOSFET
device. Finally, we close with conclusions and make suggestions for future
work.

2. Research goals and contributions

2.1 Research goals
The main research goals of this project are to develop appropriate material
and device models and to examine feasibility and advantages of lnSb
MOSFET device over comparable silicon technology. To achieve that,
following tasks have been completed:
1. characterize and model electrical properties of lnSb,
2. demonstrate applicability of device simulators based on drift-diffusion
approach (DESSIS and nanoMOS) for lnSb MOSFET design and
analysis.
3. assess the quality of the device, by analyzing l0 n/l 0 ff ratio, 1-V
characteristics, threshold voltage, drain induced barrier lowering (DIBL)
and unity gain frequency for different configurations and gate lengths
using drift-diffusion simulation
4. Study quantum mechanical effects in lnSb MOSFET and their effect on
transport properties and threshold voltage using drift-diffusion
simulation in nanoMOS device simulation program.
5.

Investigate scaling rules to remedy possible short channel effects.
Conclusions reached in accomplishing these tasks help us not only to

identify areas of performance in which lnSb MOSFET will show benefit over
other types of transistors but also to point out areas of potential trouble.
11

2.2 Contributions

1. Task: characterize electrical properties of lnSb, which has been only
partially done in the current literature

Conclusion and original contribution: developed appropriate and
accurate physical models for lnSb: electron concentration, density of
states, recombination-generation, and mobility. We have developed
novel mathematical models to describe 30 and 20 nonparabolic
electron concentration which match measured data. These models
were successfully implemented in DESS IS and nanoMOS (Matlab).
Also, we have successfully implemented Auger model and resolved
issues with numerical instability.

Status: Published in [15, 16]
2. Task: Demonstrate applicability of the drift-diffusion simulator (DESSIS)
for lnSb diodes and MOSFETs

Conclusion and original contribution: We have shown that the
results obtained using models in the task 1 can be implemented in the
currently available commercial simulators. We have characterized
behavior of lnSb diodes and MOSFETs, like differential resistance and

1-V characteristics and showed that they match well measured data
Status: Published in [8] and [15]
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3. Task: Assess quality of lnSb MOSFET device, analyzing l0 n/l 0 tt ratio,
DIBL, 1-V characteristics, unity gain frequency for different
configurations and gate lengths using drift-diffusion simulation
Conclusion and original contribution: Developed appropriate scaling
rules for lnSb MOSFET and demonstrated usefulness (as defined
above) of the device down to 150nm gate length.
Status: Published in [8].

4. Task: Study quantum mechanical effects in lnSb MOSFET on the
transport properties and threshold voltage using drift-diffusion
simulation
Conclusion and original contribution: Quantization effects in lnSb
MOSEFT have not been investigated in the literature and are critical for
MOSFET operation. Using an analytic solution we have first
demonstrated that nonparabolicity in lnSb will have substantial impact
on the energy states for narrow quantum wells and cannot be
neglected. Therefore, we have developed mathematical model for selfconsistent calculation of the effective mass and energy eigenvalues
(Schrodinger equation). So far in literature, this was done separately.
Status: To be submitted for publication [17]

5. Task: Analyze performance of the dual gate MOSFET and assess
impact of lnSb nonparabolicity on the performance. Also, identify any

13

major roadblocks for the further scaling of lnSb devices through
nanoMOS drift-diffusion simulation.

Original contribution: We have demonstrated that dual gate MOSFET
device can be successfully simulated in nanoMOS drift-difusion and
quantum mechanical simulator. We show that nonparabolicity affects
threshold voltage substantially and has to be taken into consideration.
Impact of nonparabolicity on the subthreshold slope and the shape of
the electron concentration profile in the channel is small. We have
identified mixing of the inversion layers from two gates as a major factor
in the reduction of the unity gain frequency, hence suitable scaling rules
need to be developed.

Status: To be submitted for publication in [17]

To perform these tasks we used two different simulators: DESSIS and
nanoMOS. DESSIS is a commercially available simulator [18], very accurate
for silicon device simulation and widely used in industry. However, source
code is not open and it has limited options for modification through so-called
pmi interface (C-code interface). DESSIS is not designed for highly
degenerate and non-parabolic materials like lnSb, so creative ways are
devised to implement transport properties of lnSb. Lack of reliable electrical
parameters and poor characterization of lnSb makes this task even more
difficult.
14

It has been determined that non-parabolic quantum mechanical
treatment cannot be successfully implemented in DESSIS. While DESSIS is
more accurate for the calculation of the leakage currents, this is not critical for
the cases that require quantum mechanical treatment, due to small volume of
the active region. Hence, we used nanoMOS [19, 48] which is an open-source
Matlab code developed by Purdue University for simulation of dual gate
MOSFET. Since it does not include any recombination-generation
mechanisms and it has limited number of physical models for various
parameters, such as mobility, it is less accurate then DESSIS, but it can be
relatively easily modified to include nonparabolic effects for both transport and
quantum mechanical equations. It is primarily used to investigate trends and
indentify potential roadblocks in device design. Code is stored on the ICDT
website at http://web.cecs.pdx.edu/~hfdmlab/Edin.
In the following section we describe most important electrical
parameters of inSb.

15

3. Material properties

In our simulations we use so called drift-diffusion simulation mode. It is
isothermal simulation, suitable for low power density devices which have long
active regions. Reason we have chosen drift diffusion over some other
alternatives, like hydrodynamic, ballistic or Monte Carlo simulation, is that for
the purposes of the computation of the Ion and Iott it has better numerical
stability. Also, size and accuracy of our simulated devices is large enough to
make assumptions for drift diffusion to be valid. Basic equations solved are
Poisson (eq. (5)), electron and hole continuity equations (6) and current
density equations (7) [18]

(5)

(6)

(7)

16

Where

1.1J

is electrostatic potential, s is the electrical permittivity, q is the

elementary electronic charge, n and p are the electron and hole densities, and
N~ is the number of ionized donors, and N~ is the number of ionized

acceptors,

ni,eff

effective intrinsic concentration, R is the net electron-hole

recombination rate, µn and µP are the electron and hole mobilities and 'Pn and
</JP

are the electron and hole quasi-Fermi potentials, respectively [18]. These

equations are discretized on a given geometry, and we need to know doping
and the material properties at each point. Proper models for R and A and µP
have to be provided.
Implicit in the eq. (5) through (7) is Einstein's relationship between µ and D,

.
D
1.e.

d77

µ = d(ln(n))

where D is diffusivity and ri is Fermi level.

3.1 Band structure and density of states
lnSb is a direct bandgap material with the smallest bandgap of the I11-V
material family (E 9 =0.17V). The band structure for this material is shown in Fig.
4 . lnSb is direct bandgap material, i.e.

r valley is directly above the peak of the

valence band. Next valley is L-valley, 0.68 eV above valence band. This means
that bottom of the

r valley and the bottom of the L-valley are separated by

about 0.5 eV at the room temperature. As we will see later, highly doped n-type
17

lnSb (~10 20 cm- 3) will have transfer of electrons from the

r valley to the L-

valley.
Valence band is doubly degenerate and split off band is separated by
0.8 eV from other two valence bands. Split off band will have impact on non
parabolicity and cannot be neglected in the calculation of the effective mass, as
will be shown later.
Energy
X-valley

Ex=1eV
EL =0.68eV
<111>
Wave vector k
light-holes

E80=0.8eV

Figure 4: lnSb band structure [20]. Copyright by World Scientific

In most commonly used semiconductor materials a standard parabolic band
approximation can be used. For some of the 111-V compounds this
approximation begins to break down and the standard parabolic model is
modified to include the non-parabolicity factors, so that the E-k relationship is
given by:
18

(8)

where me is the electron effective mass, Eis energy, k is wave-vector and a,

J3 are nonparabolicity factors.

Usually eq. (8) is truncated to include only the

lowest order of nonparabolicity, i.e. just the term containing a.
lnSb has a very large non-parabolicity factor of around 5 [1/eV] [20],
compared with Si at 0.5 and GaAs at 0.64. Van Wood [21] developed
equations to calculate electron concentration for non parabolic materials, but
the result was not validated for lnSb and final equation is not suitable to be
implemented in DESSIS. Smith and Brennan propose dispersion equation but
it does not fit experimental data for lnSb well [22]. Here we develop
independent approach.
To calculate density of states, we find number of states N at the certain
wavevector k, contained within [k, k+dk].

g(

E)-_!_ dN
- L 3 dE

k3L3
3n2

N=--

where L has units of real space.
Based on eq. (8) an exact 3D non-parabolic density of states can be derived:

g( E)

= /!;2 ✓
Erne% ✓l + aE (l + 2aE)

(9)
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which for the limit of small a results in the well known density of states
function [23]. Eq. (9) needs to be put into a more suitable form for later
integration in eq. (11). Two simplifications were used:
1. only the first term of Taylor's expansion of the

,J1 + aE

is retained and it is

assumed that F312 ==F112,

2. more accurate approximation is obtained by retaining the first two terms of
the Taylor's expansion of ✓1 + aE and neglecting higher terms, so that:

g(E) ~ const.✓
E (1 +-½ aE -i a 2 E 2 )

(10)

Electron concentration is then calculated from:

f

n = g(E)f (E)dE

(11)

which for the two cases is evaluated to be:

N

C

= (1 + 15 amekT)N
fl2
C

(12)

2

(13)

where

Ne

= 2c;~~)½ and Fin, F;/2

I

F5/2are the Fermi integrals of order 1/2,

3/2 and 5/2, respectively, with ri=(EF-Ec)/kT. Using parabolic approximation

20

electron concentration has the same form as eq. (12) but NC is replaced by the
familiar effective density of states Ne. Our results indicate that in the case of
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Figure 5: Electron concentration vs. Fermi level for three different
approximations for density of states and Fermi integrals (parabolic, eq. (13)
truncated at Fermi integral of 3/2 order and full eq. (13)) show significance of
nonparabolicity.

eq. (13) integrals of order higher than 5/2 do not affect the results appreciably.
Plot of different approximations is shown in Fig. 5. Standard parabolic formula
(blue line in Fig. 5) substantially underestimates electron concentration, by
about an order of magnitude for Fermi level 0.5 eV above Ee. Error is significant
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even for low doping. Since the highest n-type doping in our device is about
1019 , parabolic expression for n would result in the Fermi level being higher that
the work function, clearly a non-physical result.
Green plot represents eq. (13) truncated at Fermi integral 3/2, while red
one is full eq. (13). Small glitch at about 0.1 eV is due to different algorithms
used to compute higher order Fermi integrals, depending on whether Fermi
level is high or low and it should be neglected. At low doping conditions (up to
10 18 cm-3), contribution of Fermi integral of the order 5/2 is negligible, but at the
highest doping it can be as much as factor of 2. Since 30 electron
concentration is used in OESSIS to compute Auger recombination, as will be
shown in the section 3.5, accurate treatment is necessary. Therefore, full eq.
(13) has to be implemented in the simulator.

3.2 2-0 electron concentration
In this section we develop approximate 20 electron concentration
formula for nonparabolic materials. 20 expression is needed because
nanoMOS calculates 20 densities due to discretization of energy in one
dimension. This formula is implemented in nanoMOS.
Two-dimensional electron concentration is in general given by:
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f

n = D(E) · J(E}iE

(14)

D(E)dE =!5._dk

(15)

7r

k= ✓2•m' ,/(E+aE') ⇒ dk= ✓2·m'
h

2

h

2

1+2aE dE
2-J(E + aE 2 )

(16)

Where D is energy dependent two dimensional density of states, f(E) is FermiDirac probability function and a is non-parabolicity parameter. Substituting k
and dk into the expression for the density of states we get:

*

D(E)dE = m 2 (1+2aE)dE
7r ·fl

_f

(

\,.J

_

n- D(E)· f Eµ'E -

m*

tr·n

2

(17)

f (1 +(E-EJ)tkrdE
2aE)
_
l+e

(18)

Where Fa and F1 are Fermi-Dirac integrals of order zero and one,
respectively. Eq. (18) is expression for two-dimensional non-parabolic
electron concentration. Note that this expression is exact up to E-k expansion
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in a, i.e. up to accuracy of truncating eq. (8) after a. Although eq. (18) is exact
it is difficult to implement in a device simulator, due to two Fermi integrals, of
order zero and order one. Additional difficulty in using this equation is in the
derivation of the Einstein relationship for non-parabolic material, since it
involves calculation of the derivative of electron concentration n with the
respect to the Fermi level. Here we propose alternative expression. We
-

introduce quantity

N* given by:
C

(19)
This is just a sum of prefactors to the Fermi integrals in the eq. (18). Then we
claim that eq. (15) can be approximated by:

(20)
Eq. (18) and (20) are compared In Fig. 6 , together with the parabolic
expression. Parabolic expression would substantially underestimate electron
concentration for a given Fermi level. As can be seen, eq. (20) approximates
eq. (18) fairly well: in the worst case electron concentrations differ by 27 % for
a given EF, with an average value around 19%. Since in nanoMOS, which
uses these expressions, we do not compute any recombination/generation,
this level error in electron concentration can be tolerated. We have
implemented eq. (20) in nanoMOS for modeling of dual-gate lnSb MOSFET
transistors.
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Figure 6: Comparison of different models for 20 electron concentration in lnSb

3.3 Degeneracy and intrinsic concentration
Intrinsic concentration is a material parameter that often shows up in
modeling of various material properties or processes in semiconductors. lnSb,
due to its very low bandgap and degeneracy, presents significant challenges
in calculating and using this parameter. A material is considered to be
degenerate if the Fermi level is less than 3kT (Boltzmann constant x
temperature) below the conduction band or above the valence band. This is
the point where the exponential Boltzmann approximation and the F112 integral
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start to significantly diverge. To get a rough estimate for the lnSb case, we
can use:

(mh) E ; = -Ec+Ev+3kTl
24
nm
e

E;=0.15eVfor lnSb

(21)

This means E; is only 0.02eV below the conduction band, well within the
3kT/q (=0.075eV) limit for degeneracy at 300K. Therefore, Fermi-Dirac
statistics must be used for electrons inn-type lnSb. Note, however, that E; is
far away from the valence band so that Maxwell-Boltzmann statistics can be
used for holes in heavily n-doped regions. Fig. 5 illustrates the extreme
degeneracy that occurs inn-type lnSb, e.g., as doping concentration increases
to 10 19 the Fermi level rises to ~0.45 eV above the conduction band.
Fermi-Dirac statistics will increase computational difficulty of some other
models, like quantized energy or Auger recombination-generation. Some other
models, like Einstein relationship between mobility and diffusivity, will have to
be modified to accommodate Fermi-Dirac statistics [24]. Because of its very
small bandgap (E9 = 0.17eV), intrinsic concentration of lnSb is very large, e.g.
nf=2x10 16cm-3 at 300K, which has traditionally limited its usage to cooled
infrared detectors. At 77K ni drops to ~10 9 cm-3 which is comparable to Si
[1.6x10 10cm-3] and GaAs [1.1x10 7cm-3] at 300K. Table 3 below shows intrinsic
concentration for different semiconductors at 77K and 300K.

26

intrinsic concentration
[cm-3]
T=300 K
T= 77K

Si
1010
<10 3

lnSb
2x10 16
8x10 9

lnAs
1015
5x106

Table 3: Intrinsic concentration for different materials at 77K and 300K

Such a high intrinsic concentration could potentially completely dominate any
lowly doped lnSb regions, thereby necessitating either expensive cooling
techniques or carrier extraction-exclusion techniques, as described later in the
section 5. Also, intrinsic concentration will appear explicitly in the computation
of the Auger recombination-generation rate, so accurate treatment is
necessary if the results for, e.g. leakage currents are to be accurate. Plot of the
intrinsic concentration, or rather np product in equilibrium, is shown in the Fig. 7
below.
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Figure 7: np product in equilibrium vs. Fermi level shows a large variation of
two decades.

As can be seen, np product will vary over two decades for different Fermi
levels. Doping varies from intrinsic on the left to about 1019 cm- 3 on the right of
the graph. Its accurate treatment in the Auger model is a must.

3.4 Mobility and velocity saturation
Intrinsic bulk mobility for lnSb is reported to be around
7.8x104 cm 2V- 1s-1 [20], which is the largest value of all bulk semiconductors. As
expected, the values are much reduced as doping is increased, but the value
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does not fall below 4000 even at the highest doping. Intrinsic hole mobility is
also relatively high at 800 cm 2V 1s- 1 and falls to 150 for high doping.
In addition, lnSb shows the highest electron saturation velocity, approaching
5x10 7 emfs. Combined with very high mobility, it is expected that electron
transport in lnSb is extremely fast, enabling the design of very fast devices.
Note that parasitic resistances in devices would benefit from very high
mobilities, i.e. they would be much smaller than in other semiconductors.
Parasitic resistances can dominate device performance in deeply scaled
devices and this property is not always appreciated in discussions of MOSFET
scaling in the literature.
Also, mobility in the channel will be reduced compared to its bulk value. This
is due to the surface scattering, which is difficult to model even in silicon. Due
to the lack of adequate measurements for lnSb, we adjust mobility model for
the vertical field dependence to achieve saturation velocity, as described later.
However, in quantum mechanical regime, mobility will be increased since the
peak of the electron concentration is moved away from the surface, which
should reduce surface scattering [25].
In general, mobility data for lnSb at 300K is lacking, especially universal
mobility model which is widely used for silicon.

29

3.5 Auger recombination-generation and impact ionization
Leakage current in the lnSb diodes is determined by Auger
recombination/generation mechanism, in particular Auger-1 and Auger-?
processes [26]. It is a three particle process, where, for example, an electron
recombines with a heavy hole releasing energy to another electron
(recombination) or high-energy electron impact ionizes an electron-heavy hole
pair (generation). Therefore, impact ionization is an inverse process of Auger
recombination. Auger-1 is electron initiated process. Therefore it will be more
pronounced inn-type material. Auger-7 process is initiated by a hole, making it
dominant Auger process in p-type material. Auger processes are important for
all low-bandgap materials where activation energy is low. For Auger-1
process, for example, activation energy is the energy required for an electron
in valence band to jump to the available state in the conduction band. If the
bandgap is small this energy will be small, so we expect leakage currents in
these devices to be large. Illustration of the impact ionization is shown in the
Fig 8. Electron in the position 1 will generate electron hole pair, denoted by
transition from 3 to 4, and loose some energy going to the position 2.
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Conduction band

1

Valence band

Figure 8: Impact ionization; electron-hole pair is generated contributing to the
leakage current in the reverse bias

There has been an effort in the literature to model impact ionization for
111-V compounds. Cao and Lei developed formalism to calculate generation
rate for GaN [27]. However, GaN has a large bandgap (3.5 eV). Wang and Lei
investigated impact ionization for lnSb within the framework of the balance
equation [28]. These calculations were done at 77K and assuming parabolic
bands. Non-parabolicity effects in the Auger generation have been only
recently investigated [46, 47]. In our work, we adopt approach from Beattie
and White [29]. They proposed following formula for the net recombination
rate:
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(22)
where RR is recombination in the equilibrium, calculated as a function of the
Fermi level EF which is measured from the bottom of the conduction band and
is positive upwards in E-k diagram and HF is the hole Fermi level measured
from the top of the valence band and is positive downwards. In equilibrium,
electron and hole Fermi levels align, yielding zero net recombination, due to
the exponential factor adding to zero. However, eq. (22) contains an
exponential function which causes convergence problems. We were able to
successfully implement it for diodes but full MOSFET simulation could not
converge. Hence, we had to modify eq. (22) to enable application for lnSb
MOSFETs.
An alternative expression for Auger R-G is given by:
(23)

where Cn is Auger-1 coefficient and Cp is for Auger-?. While the value of Cp is
constant with respect to doping and equal to 5·10-26cm-6s- 1 , Cn is strong
function of electron concentration, due to high degeneracy and nonparabolicity. Plot of Cn dependence on doping is shown in the Fig. 9 below.

32

10-25 ,---....---,--,--~..-,-,~--.----.---.--,--,-....-,-..---,---,---,-~.....-.--......

10-28 ~-~~~~~~-~~~~~~-~~~~~~
1~6
1~7
1~8
1~9
Electron concentration [per cm

3

]

Figure 9: Auger coefficient Cn for electrons in lnSb as a function of electron
concentration. It is decreasing with increasing concentration due to effective
enlargement of the bandgap

This behavior can be explained as follows: as Fermi level moves higher above
the bottom of the conduction band there are more electrons available for
Auger-1 process, but at the same time energy required to initiate it becomes
larger. The latter effect dominates resulting in reduction of Cn as shown in Fig.

9.
Total equilibrium recombination can be written as:

(24)
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Three terms indicate equilibrium recombination due to Auger-1, Auger-7 and
Shockley-Reed-Hall process (SRH), respectively. Beattie and
White evaluated equilibrium recombination for Auger-1 at four different
temperatures: 294 K, 220 K, 150 Kand 80 K. For temperatures between these
points, we used linear interpolation. Auger recombination peaks at some value
of EF above the bottom of the conduction band. It rapidly decreases as Fermi
level increases above the peak value, due to strong degeneracy
(increase in the activation energy). This is illustrated in the Fig. 10. As material
becomes more p-type due to lack of electrons to initiate Auger-1, Auger
process decreases.

34

1cr7

10-8

.-..

1023

'11>

'1

s

e.

a:.

Ir

1o22
10- 11

T"'294K
1021 _ _ _ _ _ _ _ _.......__ ___.__
•(U

0

0.1

0.2

__.10-12

o.a

{a)
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level: solid lines are from full band calculation, dashed from Beattie model in
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conduction band. Copyright by the American Institute of Physics

Equilibrium recombination rate for A-7 process is approximately 3 times
smaller than for Auger-1 [30]. Therefore, in our implementation of the Auger-?
process we are simply using Auger-1 values divided by 3.
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3.6 Shockley-Reed-Hall (SRH) recombination
Using the exclusion/extraction method described in the following
section, Auger processes in the lowly doped n region are suppressed. Under
such conditions SRH process becomes a comparable contributor to the overall
generation-recombination at 300K. At lower temperatures SRH becomes the
dominant process [29, 30, 31]. According to the measurements performed by
Nott et al [31] on lnSb/lnAISb diode, SRH coefficient in then region is
A=9.26x10 6 s-1 . In our devices, this would result in the equilibrium
recombination of RsRH=4.63x10
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cm- 3s- 1 according to

RsRH

= Nr. A, where NT is

trap density. We assume NT to be equal to the doping i.e. NT==10 15 cm-3
Unfortunately, no measurements of the SRH coefficient for lnSb for nonintrinsic conditions are available in the literature. However, it can be argued
that they are not critcial since our MOSFET channel is close to intrinsic and in
other regions of the device, Auger process dominates. Also, numbers
presented for SRH recombination are somewhat arbitrary, since they depend
on the processing and it is generally assumed to be related to how "clean"
some process is. We have, therefore, decided to keep the SRH model simple
and use a constant coefficient provided by Nott et al.
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3.7 Band-to-Band tunneling
Due to narrow bandgap, even at the moderate doping of the p-n junction, one
may expect substantial tunneling current. The band-to-band-tunneling (BTBT)
is modeled as an R-G process, according to [32]:

(25)

where Band F0 are material dependent parameters, Fis field, Etn and Etp are
quasi-Fermi levels. Their values for lnSb are determined according to Kane's
model [33]. D is a function that accounts for the relative position of electron
and hole Fermi levels in the neutral regions and the influence of perpendicular
electron motion on tunneling probability. As will be shown below, BTBT has no
influence on leakage current in lnSb diodes.

All of the processes: Auger, SRH and BTBT are used in DESS IS but, as noted
earlier, all recombination-generation mechanisms are turned off in nanoMOS.
In the next section we discuss DESSIS implementation of the In Sb electrical
properties.
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4. DESSIS Implementation

For simulation purposes, the DESS IS device simulator from ISE (now
Synopsis) [18] was used. This software allows for custom material definition
using at a minimum the following set of basic parameters (for drift-diffusion
simulations):£ - the relative dielectric constant; Eg -the bandgap;

x - the

electron affinity, eDOS, - the electron density of states mass; hDOS - the hole
density of states mass, and µ - the carrier mobility. These parameters were
obtained from [20].

Eg = 0.17eV (at 300 K),
X = 4.59 eV
hDOS = 0.43mo,
eDOS = 0.014m 0
Calculation of density of states for electrons (DOS) in Dessis can be done in
two ways:
a) by defining a constant DOS, or
b) by defining a density of states effective mass (mDOS), which is then used
to calculate DOS.
Maxwell-Boltzmann (M-8) or Fermi-Dirac (F-D) statistics can be used in
either case. If Fermi-Dirac statistics is used, only F1,2 integrals are calculated
within DESSIS.
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Given these options, the only way to implement eq. (13) is by utilizing
approach b) and making the mDOS a function of doping, where its value is
adjusted empirically to give the appropriate Fermi level for a given doping. This
was implemented using C++ "pmi" subroutine. Results shown in Fig. 5 agree
with those in [34].
Since heavy hole band is parabolic, no special treatment is needed in
DESSIS, i.e. hole concentration is calculated through the standard Fermi-Dirac
statistics formula.
Basic set of parameters for mobility model was obtained mostly from
Levinshtein [20) and implemented as custom material. In DESSIS, we use
Arora model [35, 36) for doping-dependent degradation:

µDOP =µMIN+

(

]A•
NI
.

(26)

l+ No
, where

µwN=AwN{;,r µn=An{;,r
N,=AN{;,r A'=AA{;,r

(27)

Individual parameters for lnSb are given in the Table 4 and Ni is doping
concentration:
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N
Ar mumin
Ar aim
Ar mud
Ar aid
Ar
Ar
Ar
Ar

3x10
0

3

4

7.4x10
-1.538

17

2.7x10
5
0.9187
1.1061

NO
alN
a
ala

p

Units

200
0
500
-2.108

cm 2Nls
1
2

cm Nls

17

7x10
3.45
0.521
0.1077

1
cm-3
1
1
1

Table 4: Arora mobility model parameters

To model velocity saturation we turn on model 1 in DESSIS [18] which is
based on the Canali model [36]:

(28)

where

Vsat

= 5 x 107 cm /s is saturation velocity, mu_low is low field mobility

obtained from the Arora model described above, ~=2 and F is longitudinal
electric field.
Due to the strong transverse electric field in the channel, there is an interaction
between electrons and lnSb-insulator boundary. In DESSIS, this effect is
implemented using Lombardi model. Parameters are obtained by optimization
to achieve proper velocity profile in the channel, i.e. most of the channel
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achieves velocity saturation. Reduction of mobility was, in relative terms, the
same as for Si . Furthermore, in our simulations of the reference device the
maximum transconductance 9m was around 125 mSfmm, which is very close
to experimental data of 120 mSfmm [6], indicating a reasonable fit of our
mobility model. Further model refinement and verification is not possible
without more experimental data. Parameters for the Lombardi model are given
in Table 5:

p

n
8

B

2.78x10

C

8.8x10

4

No
k

1
0.125
1

0
A
a

5.82x10 15
2
0

N1

1
1

1
1

5.82x10 32

2.05x10 32

1
2
V fcm s

1x10-6

1x10-6

emfs

>.

V

11
I crit

4.93x10

Units
7

8.95x10 5
1
0.0317
1
2.05x10 15
2
0

emfs
cm5'3sv213

cm-3
1
1
Vfs
1
1
cm-3

Table 5: Lombardi model parameters for lnSb

41

Dependence on the vertical field is given in the Fig. 11, to illustrate that
mobility can be dramatically reduced by vertical field. In our device, fields can
be in excess of 106 V/cm.

101 .___ _ _....__ _ __.__ _ ___,__ _ _ _..___ ___,
0
2
4
6
8
10
Vertical field [Vlcm]
x 6

10

Figure 11: Mobility vs. vertical field plot shows rapid decrease in electron
mobility with the vertical field
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5. lnSb diodes and exclusion/extraction mechanism

Exclusion/extraction principle is a design approach to overcome the high
intrinsic concentration of lnSb at room temperature and the corresponding
leakage currents. High leakage current would reduce l0 n/l 0 ff ratio, rendering the
device useless since the off state power would be prohibitively high. In a
MOSFET design this approach is utilized to reduce the leakage coming from
source-body and drain-body junctions.
The drift diffusion models described here were used to examine the
possibilities of lnSb p-i-n diodes operating at room temperature. The devices
were first published by Ashley, et. al. (37]. The extraction (n+-TI-p+) and
exclusion/extraction (n+-TI-Jt-p+) diodes are two different strategies to
overcome the high intrinsic concentration of lnSb at room temperature and the
corresponding leakage currents. Cross sections of both diodes are given in the
Fig. 12. Following is a brief description of how these devices operate.
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rr=10 15 cm-3

InAlSb

n+=t0 19 cnr3

~

1£=10 15 cm-3

p+=3xl 0 18 cnr3

Figure 12: Extraction (top) and exclusion/extraction (bottom) diode cross
section

5.1 Extraction Diode
The extraction diode is the simpler of the two and it consists of a heavily
doped n+ layer, followed by a very lowly doped player (the

TT

region) and a

heavily doped p+ region yielding an n+-TT-p+ structure. Due to the extreme
degeneracy in heavily doped n-type lnSb, the Fermi level moves high into the
conduction band so that EF-Ev =(EF - Ee) + Eg is 2-3 times larger than the
bandgap (see Fig. 5). This large difference drives the concentration of minority
holes to very low levels in then+ region. As a result, intrinsic concentration· nie
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(or, more accurately, np product in equilibrium) is much reduced in highly
doped n+ region. For reverse bias, generation inn+ region which happens close
to the depletion layer depends on nie 2 (see eq. (23)) and is thus reduced by
several orders of magnitude.
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Figure 13: Electron and hole concentrations for extraction and
extraction/exclusion diodes under reverse bias V=-0.35 V
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Degeneracy exists in p+ lnSb material too, but to a much lesser extent than
in n-type material. Due to the high density of states in the heavy hole band,
degeneracy is not capable of reducing ni below its "normal" value for intrinsic
material because EF-Ev = E9 . In reverse bias there still exists a significant
electron concentration that normally diffuses into the TT region contributing to
the leakage current (see Fig. 13). The minority concentration has an
exponential "tail" (long diode case) that extends into neutral p+ layer and
eventually reaches the equilibrium value inside it, some distance away from the
depletion layer. Inside this transition layer np-ni/ term goes from being
dominated by ni/ (large generation) to zero (i.e. recombination = generation).
Therefore, the total current has contributions from diffusion of electrons as well
as from generation inside the p + region resulting in large leakage currents.
Overall effect of the extraction mechanism on the leakage current will be
presented in section 6.

5.2 Exclusion/extraction Diode
In order to prevent electrons from entering the TT region, a thin region of a
wide bandgap material, p+, is placed between the p+ and TT regions resulting in
a n+-rr-p+-p+ diode. It needs to be thick enough to prevent tunneling through
the barrier and high enough to prevent injection over the barrier, but it cannot
be too thick because of the lattice-mismatch strain. A layer of lnAISb with ~10
nanometers thickness was used in [37] and in our simulations. The
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bandgap offset is assumed to show up almost entirely in the conduction band.
The p+ region now acts as an "exclusion" layer (or contact), so the diode is
called "exclusion/extraction" diode.
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Figure 14: Band diagrams for n+ -1r-p+ -p+ exclusion/extraction diode in
equilibrium

Fig. 14 show equilibrium band diagrams for n+-TT-Jt-p+ diode. Notice the spike
in the conduction band corresponding to the insertion of the lnAISb material.
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n+-TT-p+ diode diagrams look very similar, except for the absence of the spike.
This spike effectively prevents any injection of minority electrons into p+ region.
Also note the high degeneracy in then+ region on the left.
Final illustration of our explanation of operation of these two diodes, is shown
in Fig. 15 where the net generation rate is shown. In extraction diode there is a
long tail of generation extending into p+ region, while exclusion/extraction
diode has a very narrow region where generation occurs. This peak occurs
precisely at the rr-p+ interface and it is bigger for the extraction diode since
there is no wide gap layer to prevent injection of the electrons from p+ region.
Clearly, Auger generation has a very large effect on leakage current of
extraction diode, but much smaller one on exclusion/extraction diode.
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6. Diode simulations and results

In order to validate our models and verify exclusion/extraction
mechanism, we first constructed and simulated two lnSb diodes, as described
above. Simulation results for electron and hole densities in each region of
these devices are shown in Fig. 13 and we observed the following:
a) the difference in electron concentrations inside the TT region and
b) sharp, step-like, increase of n for n+- TT-Q+-p+ diode vs. exponential
increase for n+-TT-p+ diode inside the p+ region.
In the following sections we discuss how this affects terminal behavior of
diodes.

6.1 1-V characteristics
Additional diode 1-V simulations were performed to determine the
effectiveness of suppression of diffusion current and Auger generation in lnSb
exclusion/extraction and extraction diodes. One can see in Fig. 16 that the
leakage current in the exclusion/extraction diode is more than an order of
magnitude smaller than the simpler extraction diode. This is the region on the
left of the plot, and since in our MOSFET device body will always be reversely
biased, forward bias results can be ignored, but are shown for completeness.

50

l.0-3

-

Is:xcl./Extraction

,, ,.

- - Is:xtraction
10-"

,,

,, I
I
f

.I

10- 5

(

I
I

.-.

I

,<
......
~

10- 5

iJ-,1

------=--

I

l

'-

\ f

$.I

;::l

u

11
11

1

1((

~

•
10- 11

0.2

0

0.2

Voltage [V]

Figure 16: Leakage currents inn+ -Jr-p+ -p+ (exclusion/extraction) and n+-TTp+ (extraction) diodes show improvements in the reverse bias by addition of
thin lnAISb layer

6.2 Differential resistance
Another commonly used method that allows us to evaluate the
effectiveness of carrier extraction/exclusion is to calculate the zero bias
differential resistance Ro. To accomplish this, a diode voltage is swept from
negative to positive and the slope of the curve at O V bias is measured. This
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measurement is commonly used in photodiodes to compare sensitivity.
Higher resistivity results in higher detector sensitivities, i.e., for a given number
of electron hole pairs, more voltage is generated in the detector.
An analytical expression for RoA, where A is cross sectional area of the
diode, can be obtained starting with the diode current equation
l=lo(exp(VNT)-1)

( 29)

If the derivative of the above expression is taken with respect to V one finds:
(30)

When V=O, l=O, and the expression for differential conductance reduces to:
di

1

1

dV

VT

kT/q

- = -0 = -0 -

(31)

The inverse of differential conductance is the differential resistance, Ro .
so that

(32)
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Figure 17: Differential Resistance: simulation vs. measured data for extraction
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Extraction diode shows relatively good fit with the measured data.

From eq. (32) it is clear that

RoA is temperature dependent: explicitly thorough

T and implicitly through /0 . Since main contributor to the leakage current is
Auger generation, which is strongly dependent on temperature,
depend on T through it. If we plot

RoA as a function

RoA will

of inverse temperature, we
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can see the difference in resistivities of the different types of diodes. We note
that this difference is fundamentally due to the difference in leakage currents
of these diodes, which in turn is related to the differing levels of effectiveness
of the extraction/exclusion mechanisms. By measuring the slope of the Id vs.
Vd curve at the 0V Fig. 17 is obtained that matches well with published data
[37].
There are two important observations to be made from Fig. 17. First,
for the extraction diode we see a good fit between our modeled diode and
actual measurements. These curves represent a simple extraction lnSb
diode without the thin higher bandgap lnAISb layer. As theory indicates, and
measurements confirm, recombination and generation are dominated by
Auger processes and the good match between simulation and measurement
confirms the validity of our methodology. The upper two curves in Fig. 17
represent an exclusion/extraction diode including the lnAISb layer. Based
upon the physical arguments advanced previously for exclusion/extraction
diodes, we expect that Auger processes should be much smaller in these
diodes and that some, or even most, of the carrier generation would come
from the SRH mechanism. Unfortunately, there were no data available to
accurately determine appropriate SRH parameters. The value chosen for
SRH lifetime (5x10-8 s) present an optimal fit over the full range of
temperatures in Fig. 18. Other SRH values were investigated that yielded
better matching at one end or the other of the temperature spectrum, but
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always to the detriment of the matching at the opposite temperature extreme.
Further experimental data is needed to better comprehend the SRH effect in
the lnSb/lnAISb case, at which point more consistent results between
simulation and measurement should be possible. Turning BTBT model on and
off produced no appreciable change in currents, indicating that this
mechanism plays no role in lnSb devices in the investigated temperature
range.
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7. Exclusion/extraction MOSFET

In this section we describe lnSb MOSFET, as originally proposed by Ashley et
al. in [6]. Subsequently, this device design received more attention [8, 37], and
application of lnSb was further expanded [5] to include heterojunction devices.
Although there is a considerable interest in lnSb based HEMTs, in our work
we focus on MOSFET structures [4]. The main reason for this is that HEMTs
have Schottky barrier for gate contact, making this normally-on device, i.e.
channel will conduct for zero voltage applied on the gate. Making gate
Schottky diode in the enhancement mode is not simple. For digital application
we prefer normally off devices, so recently there has been interest in making
even GaAs devices as MOSFET structures. MOSFET structure can be easily
made in the depletion mode. Furthermore, classic HEMT design has reached
a scaling limit at around 100nm and further scaling will require different gate
design [11 ].

7 .1 Device description
Idealized cross section for the reference device is in Fig. 18, while Fig. 19
shows the cross section of the In Sb MOSFET in DESS IS.
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Substrate is 2µm thick p+ lnSb layer, with constant doping of 3x10 18
cm-3 . On top of it is thin (20 nm) layer of lno.a5Alo.1 5 Sb, which is also p+ with
doping 3x10 18 cm-3 . Active region is 0.5µm thick and at the room temperature
it is intrinsic. Background doping is 1015 cm-3 , p type. Source and drain have a
Gaussian profiles with peak concentration of 1019 cm- 3 at the surface. Junction
depth is 0.2µm. Gate oxide is 70nm thick SiO 2 . Gate, source and drain
electrodes are made of gold.
After we varied substrate contact voltage, we found that -0.35V maximizes
differential resistance of the source (drain)-substrate diode, thus minimizing
leakage. Therefore, this value is fixed for our MOSFET simulations. Due to
exclusion/extraction, as explained in the section 6, electron concentration in
the

TT

region is reduced well below its intrinsic value, while hole concentration

is pinned down to the background acceptor concentration (10 15 cm- 3). This in
turn, reduces Auger R-G resulting in reduced leakage currents.

7.2 Short Channel Effects
One of the additional advantages of MOSFET devices is relatively well
understood scaling that happened over the past few decades. To put it simply,
scaling is the reduction in the size of the MOSFET device. One of the obvious
benefits of scaling is ability to put more devices in the same area, hence
increasing functionality, or reducing area for the same transistor count, hence
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reducing the cost. This ability to scale was the main driver of the Moore's law.
Also, reducing size of the transistor reduces gate capacitance and gate length,
from which we would expect smaller devices to switch faster.
However, scaling has its problems as well. Reducing size will create myriad
of operational problems with manufacturing and reliability. Furthermore,
physics of the short-channel devices introduces unwanted effects. Among
those, we will focus on threshold voltage reduction, which makes it impossible
to switch the device completely off for zero volts on the gate, i.e. V 9s=OV.
Usually, as a rule of thumb, we require three decades separation between Ion
and loff to clearly define logic states. loff is defined as the drain-source current
at zero volts bias at the gate, while we define Ion current as the current with 1
V applied at the gate.
Another short-channel effect is the drain induced barrier lowering (DIBL).
Under off conditions, potential barrier in the p-type region will prevent
electrons flowing from source to the drain. For a long channel, source and
drain fields will not penetrate deep into the channel, making this barrier
virtually flat over the channel length. As gate length is reduced, source and
drain fields will penetrate more, making the barrier lower. This, in turn, will
create larger subthreshold current, reducing threshold voltage compared to the
long channel case. If we apply higher drain voltage, drain fields will be even
stronger, lowering the barrier further. Therefore, threshold voltage will become
dependent on the drain voltage, and increment between different values for
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the drain voltage can be rather high, as we will show later [38]. For DIBL to be
acceptable, it should not be more than 100 mV per V.

7.3. Simple scaling results
To demonstrate these effects, several gate lengths were simulated: 0.7, 0.5
and 0.3µm. Reference device is 0.7µm, and its threshold voltage is 0.45V.
Scaling is simple, i.e. only gate length is reduced by a set factor, while doping,
voltages and other dimensions are preserved. In this way, short channel
effects are observed. In Fig. 20, Ids vs. V 95 for different gate lengths is shown.
Vds is held at 0.5V. For 0.7µm lon/l 0 tt separation is two and a half decades.
However, due to the reduction in the threshold voltage, smaller gate lengths
have much worse l0 n/l 0 tt ratio. This suggests that short channel effects become
dominant already at 0.3µm gate length, where l 0 n/I 0 tt separation is less than a
decade. Subthreshold slope for this device is very large.
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Figure 20: Ids vs V 95 for different gate lengths; short channel effects become
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The other short channel effect we simulated is the drain induced barrier
lowering (DIBL), as explained earlier. We measured threshold voltage by
extrapolating 1-V curve in the linear regime down to the gate voltage axis.
Voltage at which it intersects axis is the threshold voltage VT. Using this
procedure, we measured threshold voltage at two different values of Vds,
0.05V and 0.5V, for each gate length. Threshold voltages are summarized in
Table 6.
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Gate length [µm]

VT(Vds=0.5V) VT(Vds=0.05V)

0.7

0.5

0.55

0.5

0.35

0.45

0.3

negative

0.35

Table 6: Threshold voltage [VT] vs. Vds and L9

At shorter gate lengths, performance deteriorates and DIBL can cause serious
shifts in VT. For relatively long gate lengths, 0.7 µm, this shift is small, 0.05 V.
However, for 0.3 µm device it is more than 0.35V, rendering device unusable.
To remedy those short channel effects, proper scaling rules are needed.

7.4. Device scaling results
There are several different scaling strategies employed in the industry. Our
approach is modified quasi-constant field scaling. In constant field scaling,
horizontal and vertical dimensions of the device are reduced by the same
factor, while applied voltage is decreased. Also, substrate doping is increased
by this factor. This way electric field will remain unchanged between different
device sizes [38].
Due to peculiarities of lnSb material and the device design used, these
scaling rules need to be modified, as we will explain below. Hence, we call this
approach quasi-constant field scaling. As gate length is reduced by the factor
k, depth of the lno.asAlo.1 5Sb layer, junction depth and thickness of the gate
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oxide are reduced by the same factor. Also, in order to increase threshold
voltage for shorter gate devices, it is necessary to increase the p-type doping
in the channel region. This is accomplished by using a shallow Gaussian
doping, with junction depth of 43nm. Peak concentration is increased as gate
length is reduced, as shown in the Table 7. However, since we do not increase
doping in the entire substrate, but just in this shallow region, this is not
canonical constant field scaling.

Gate length
[um]

Na (peak)

0.5

1.8·1017

0.3

3·10 17

0.15

6· 10 17

Table 7: Channel doping vs. L9

Reference device has Lg= 0.7µm, and its threshold voltage is 0.45V.
For this device Ion/Iott separation is two and a half decades (see Fig. 21). As
the gate length is decreased, total generation and, therefore, leakage current
is reduced. This is due to the reduced volume, since the total generation is
obtained by volume integration. Here we consider only the bulk recombination,
and not the surface one. For 0.15 µm device lonllott separation improves to four
decades. Subthreshold slope (SS) varies from 150mV/decade for the shortest
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Lg to 190 mV/decade for the longest. Note that these values of SS are
idealized because we have assumed that the oxide-lnSb interface is perfect,
i.e. it does not contain any traps, unlike the experimental device in [6]. For the
shortest device SS is larger than in comparable Si devices in large part due to
the thicker gate oxide. Similar behavior was observed in quantum-well devices

[5]

10-3

10-4

U)

,:E 10-6

■ 1 ■ 11

Lg=150nm
111111111 Lg=300nm
■■■ Lg=500nm
-Lg=700nm

10-7
10-8

0

0.2

0.4

0.6

0.8

1

Vgs (V)
Figure 21: lon/l 0 ffvs. gate length show more than 3 decades in lonlloff
separation, which is satisfactory performance; loff is Ids at zero volts, Ion at 1V.
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High electron saturation velocity in lnSb makes unity current gain frequency
extremely high. Fig. 22 illustrates this point. Unity gain frequency is calculated
from the equation:

(33)
Where gm is transconductance and C is input capacitance. They are
calculated through ac simulation in DESSIS.
Gate voltage is swept up to 3V, while Vds is held at 0.5V to maximize
transconductance. The largest value of h for 0.7 µm device is about 100 GHz,
attained at V 9s of 1.2V. This compares well with the simple calculation
assuming velocity saturation throughout the channel:

(34)

Also, this number is close to the number reported by Ashley et al [6]. Their
simulated 0.7um device attained about 80 GHz max h .Experimental results
show fall of in the unity gain frequency with the gate voltage, while our data
levels off after the peak. This is due to the mobility modeling due the vertical
field dependence. As mentioned earlier, reliable measured data is not
available. However, for our conclusions, we are mostly interested in the peak
value, which is aligned with the simulations reported in [6].
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For 0.15 µm gate length fr reaches 387 GHz. In the Fig. 23 lnSb
MOSFET values of fr are compared with Si and lnP devices. As can be readily
observed, values of fr for lnSb MOSFET are much larger than the ones for
silicon MOSFET of comparable gate length. lnSb scales approximately as
75*L9-0 ·88 , which is a little bit less than what is expected from velocity
saturation limit. We can see this by observing that lnSb curve is slightly below
saturation velocity limit curve in the Fig 23. If the same trend is extrapolated,
fr-s around 700 GHz are expected for L9=75 nm and 1.4 THz for Lg=45 nm.
These numbers compare well with the predictions in [6]. It should be
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emphasized that these are only rough estimates since quantum effects and
quasi-ballistic effects have not been included.
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8. Quantum mechanical effects

As we have mentioned earlier, all results presented so far were
obtained using DESSIS software. It is a very powerful and accurate simulator
for silicon devices, but it allows limited user modifications. It was not possible
to modify it to account for nonparabolic nature of the Schrodinger equation for
lnSb. Hence, results obtained in this section (Section 8) are based on
nanoMOS simulator [19].
Effects of the quantization on the device performance have been
investigated in literature [39, 40]. However, our goal is to analyze impact of
non-parabolicity on the quantum mechanical effects in lnSb which was not
done self-consistently [7].

8.1. Non-parabolic quantum mechanical model
For parabolic materials, effective mass used in transport and in
Schrodinger equations is constant and calculated at the bottom of the
conduction band, typically at the bottom of the ,valley. However, for nonparabolic materials effective mass will be function of both position and energy
and is given by [41]:
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(35)

Where Pis Kane momentum matrix element, Vis confinement potential, E9 is
bandgap and delta is split-off band energy. Since the effective mass will be
varying within the well, Ben Daniel-Duke form of the Hamiltonian ought to be
used [41]:

2

J

H=--Vr
fi
( -1- Vr +V(r)
2

m(E,r)

(36)

For 1D case and using chain rule we obtain:
2
ti2
d l d
n
d2
- - - - - l j / - - - l f / + Vlf/ = Elf/

2 dx m dx
2m dx 2
n2 d
d
n2 d2
- -2m - l j / - - - l j
/ + Vlf/
2m dx dx
2m dx 2

= Elf/

(37)

This Hamiltonian is implemented in nanoMOS using center-difference
equations to approximate first and second derivatives. Approximation of eq.
(37) by center differences gives [42]:

69

(38)

Where dy is mesh size in the direction perpendicular to the oxide-lnSb
interface, 4J is a wavefunction evaluated at different nodes and E is energy
eigenvalue. We assume boundary condition for the wavefunction to be zero
inside the oxide, i.e. no penetration.
Eq. (38) is implemented in nanoMOS and solved iteratively with the eq. (35).
Initially, we assume energy E in eq. (35) to be zero and calculate mass at
each mesh point. These values of the mass are inserted in the eq. (38) from
which we calculate energy eigenvalue. If the error between calculated energy
and the value from the previous pass is greater than 1%, loop is repeated and
new effective masses are calculated from the eq. (32) with new energy E.
Once E and m converge to their final values, average effective mass for the
whole channel is calculated and used for effective density of states. Since
variation is small in either x or y direction, average for a whole device is
calculated. Procedure is justified as long as the variation of the effective mass
along the channel (in x-direction) is small, which is the case as will be shown
later. Finally, it should be noted that nanoMOS solves Poisson's equation
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simultaneously with the above quantum mechanical equations so that a
simultaneous solution for electron concentration and energy levels is obtained.

8.2 Impact of non-parabolicity on energy levels in finite rectangular quantum
wells
In order to asses impact of nonparabolicity in the Schrodinger equation,
we compared solutions for finite rectangular quantum wells with parabolic and
non-parabolic E-k relationship. This example is chosen since it is the only one
that can be analytically solved with non-parabolic mass. Energy eigenvalues
are solutions of the transcendental equation:

(39)
Where mb and mw are masses in the barrier and in the well respectively, while

are wavevectors in the well and the barrier.Wis well width and V 0 is well
depth. First solution (smallest energy E) of the eq. (39) represents ground
state. For the parabolic E-k case, two masses are identical and equal to 0.014
me. For non-parabolic case, we substitute masses with the eq. (35) using
appropriate potential.
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Ground state energies for different well widths are plotted in the Fig. 24 below.
Well depth is 1eV.
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Figure 24: 1eV rectangular quantum well ground states; below 15nm
nonparabolicity has to be taken into account.

For well widths smaller than 15 nm, impact of non-parabolicity on the ground
state becomes appreciable. Band non-parabolicity reduces energy, and in the
case of 5 nm well, it can lower it by almost 30%. Given this, appropriate
quantum mechanical modeling needs to be implemented in nanoMOS Matlab
code.
To better guide our intuition, the expected effect of the non-parabolicity is
shown in Fig. 25. E-k diagram on top represents parabolic E-k relationship and
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the one on the bottom non-parabolic. Total energy of the system in the
quantum well is given by:

tt2k 2

E=--+E
2m(E)
n

(40)

Where En is the energy eigenvalue, i.e. solution to the Schrodinger equation,
and m is energy dependent effective mass. Since non-parabolicity increases
effective mass, total energy will be lower for a given k, compared to the
parabolic case, as shown in the Fig. 25 Also, because of increased effective
mass density of states is increased, which can be interpreted as reducing
apparent (effective) band gap. We would, therefore, expect non-parabolicity to
increase current and reduce threshold voltage, as reported in the literature [7].

73

0.7 . . . . - - - - - . . . . - - - - - . . - .....-_-_-_-_-_-_-_-,_:-'--_-_-_-_-_-_-_-_,-.

-e- parabolic data

-* ··nonparabolic data

0.6
0.5

>
..... 0.4
a>

>,

Cl
I,.,

~ 0.3

w

0.2
0.1

0.05

-0.05

0.1

kin units of2"'pi/a

Figure 25: Comparison of parabolic and nonparabolic E-k diagram.
Assumption of parabolicity results in large errors in energy

8.3 Dual gate lnSb MOSFET device
One of the trends in MOSFET design is to use multiple gates [43], so
that there are single-gate, dual-gate, tri-gate and all-around gate designs. In
general, this is supposed to provide larger current from the same device layout
by having several inversion layers in parallel. These devices are also
supposed to have better gate control of the channel charge which should
increase transconductance. It is expected that deeply scaled devices will
utilize one of these gate designs. NanoMOS is set up to analyze dual gate
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structures so we can easily investigate how the introduction of lnSb will affect
dual-gate MOSFET performance.
Cross-section of the device under investigation is shown in Fig. 26. Gate
length is 40 nm, and source and drain regions are 20 nm long. At this length
drift-diffusion assumptions are still reasonably accurate (44], i.e. we can
neglect ballistic transport. For insulator we use hafnium oxide, 3nm thick with
relative dielectric constant of 24. We examine three different body thicknesses,
5, 10, 12 and 15 nm. Based on silicon FinFETs, generally it is expected that
the body thickness should be no bigger than half the gate length, which fits
numbers used here [45].

rx

Gate

y

Source

Drain
Gate
Figure 26: Dual gate lnSb MOSFET cross section
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8.4 Device results
Following the procedure given in [44] gate work function is adjusted to
produce 0.1 Alm loff at zero volts gate bias. Vcts is held at 0.5V. lnSb body is
kept intrinsic, while source and drain regions are doped to 1019 cm- 3 . Two
different cases are simulated: parabolic, with constant effective mass at the
bottom of the rvalley (0.014) and non-parabolic case where effective mass is
a function of energy, as explained earlier. Plot of the lcts vs. V 95 is shown in Fig.
27, V 9 is swept in 0.05V steps up to 1.05V. As expected, including nonparabolicity in simulation reduces threshold voltage dramatically, by 0.6V.
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to the nonparabolicity.

Same data as in the Fig. 27 can be plotted on the logarithmic scale as shown
in Fig. 28. From Fig. 28 subthreshold slope SS is calculated and it is roughly
the same for both parabolic and nonparabolic cases, i.e. 80mV per decade for
parabolic and 90 mV per decade for nonparabolic case. Since the standard Si
MOSFET has a lower limit of about 2.3kT/q= 60 mV per decade our results
are acceptable.
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Figure 28: Subthreshold I-V curves and subthreshold slope calculation;
nonparabolicity slightly increases subthreshold slope.

As noted earlier, we neglect variations of the effective mass along the
channel in the calculation of the density of states. Since lnSb body is thin and
intrinsic, variation in potential in the perpendicular direction is small as well,
resulting in the small change in the effective mass. Fig. 29 shows effective
mass variation from source to drain contact at V 95 =1.05V and Vds=0.5V.
Effective mass variation is much less than one percent, so procedure outlined
in the earlier section is justified. Note that although variation is minimal,
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effective mass is around 2.5 times larger than at the bottom of the rvalley
where m= 0.014.
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Figure 29: Effective electron mass along the channel (in units of free electron
mass) is virtually constant, though different from the bottom of the rvalley
value.

Vertical cross section of the potential in the centre of the device is in the
Fig. 30. Body thickness is 5 nm and bias applied is V 95 = 1V and Vds =0.5V.
We can see that variation is less than 10%, which explains small variation in
the effective mass. In principle, for thin body devices, due to small variation in
the effective mass, ordinary form of the Schrodinger equation could have been
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used, rather than Ben Daniel-Duke. However, iterative procedure to calculate
mass and energy eigenvalue proposed in section 8.1. should still be followed.
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Figure 30: Variation of the potential in lnSb dual gate MOSFET in the vertical
direction is within 10%.

Fig. 31 shows change in peak transconductance gm, as a function of body
thickness. Somewhat surprisingly, gm increases as the body thickness
increases. Reduction in transconductance for thin body dual gate FET results
from mixing of the inversion layers from two gates in Fig. 26, similar to what
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was observed in very narrow silicon Fin-FETs [25]. This effect is illustrated in
Fig. 32 , which represents variation of electron concentration along the vertical
cross section of the device. Channels of the individual gates are merged into
one, resulting in the peak of the concentration in the center of the device,
rather than at the lnSb-insulator interface. Fig. 32 also compares parabolic
and nonparabolic behavior. Gate work function is chosen to achieve similar
overdrive for both parabolic and nonparabolic cases.
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Figure 31: Max. Transconductance vs. body thickness shows substantial
decrease in the transconductance with the reduced body thickness due to the
mixing of the inversion layers.
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Figure 32: Electron concentration vs. vertical position for 5 and 15 nm thick
device; maximum concentration occurs in the middle of the device due to the
QM effects.

As can be seen from Fig. 32, even for a relatively thick body (15 nm) two
channels are merged. This is actually expected behavior, since body is
undoped. This effect is not related to the nonparabolicity, but it is rather
consequence of the quantum mechanical behavior [25]. Classical treatment
would yield maximum carrier concentration immediately at the surface of the
oxide, no matter how thin we make this device. Due to the nature of the wave
function inside quantum well, peak electron concentration will be shifted some
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distance from the surface. Hence, if body is thin enough, two peaks will merge
as shown in the Fig. 31. Also from Fig. 32 we see that nonparabolicity has no
effect on the shape of the electron concentration curve. We could not simulate
thicker body due to convergence problems.
Reduction in the transconductance, in turn, will decrease unity gain frequency.
Plot of h vs. body thickness is given in the Fig. 33 for 40 nm gate length.
Maximum fT for 5 nm thick body device is about 630 GHz, for 10nm body it is
790 GHz and 12 nm about 760 GHz indicating that an optimum value may
have been reached. However, as the body thickness is increased, it was more
difficult for the simulations to converge since the tightening of the convergence
criteria was required in order to avoid non-physical results Devices with body
thickness larger than 13 nm showed some non-physical behavior such as
increase in hat some V 95 value after the first peak value was reached;
normally, we expect to see a continued fall-off or saturation of gm value. These
could be removed with further tightening of the convergence criteria, however,
due to the lack of the computing memory this was not possible.
But our main interest was the value of the peak, which we believe was
simulated reliably. Simple formula for unity gain frequency, assuming velocity
saturation, would give 1.9 THz for 40 nm device:
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It can be concluded that mixing of the inversion layers substantially reduces
saturation velocity limited

h

by about 50%
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Figure 33: Unity gain frequency is directly proportional to the body thickness
due to the mixing of the inversion layers.
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9. Conclusions
Objective of this project was to develop critical lnSb models that can
then be used in designing and modeling devices, diodes and MOSFETs and to
demonstrate feasibility and advantages of lnSb MOSFET device over
comparable silicon technology, through different metrics, such as l0 n/l 0 tt ratio
and unity gain frequency.
The most challenging part of the project, and likewise, the most
important contribution, is in the development of the appropriate and selfconsistent physical and mathematical models for lnSb. Since previously most
important application were photo-diodes, lnSb was partially characterized at
77K, but room temperature data, necessary to model practical transistor
devices, is lacking. We have shown that very high nonparabolicity and
degeneracy affect different physical properties, such as electron concentration,
Auger generation and quantum mechanical behavior. We have seen that
current state of the art treatment of non-parabolicity is either constrained to the
low nonparabolicity or it does not treat it in a self-consistent manner, as needed
in quantum mechanics.
Another difficulty is the numerical stability of the models and
implementation. Currently available commercial simulators, such as DESSIS,
are not designed for highly non-parabolic materials. To account for the higher
order terms in the power series expansion of the electron concentration (eq
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(13)), we had to artificially modify effective mass through the pmi routine. Auger
mechanism is modeled through the exponential function, which worked fine for
the diodes, but MOSFET simulations became numerically unstable. Hence, we
had to come up with an alternative model for Auger generation-recombination.
In the nanoMOS tool, we had to develop iterative simulation procedure for the
calculation of the energy eigenvalue and the effective mass in the selfconsistent manner. So instead of solving coupled Poisson and Schrodinger
equation, like it is done for the parabolic materials, tool solves coupled effective
mass, Schrodinger and Poisson equation. Additional layer of complexity
causes numerical instability for the thicker device body and higher doping.
After these problems were surmounted, we demonstrated that lnSb
MOSFET devices can successfully be simulated in the commercially available
tools. Results, like differential resistance, compare well with the measurements.
Others, like unity gain frequency, compare well with other theoretical
calculations.
Exclusion/extraction principle is shown to dramatically improve device
performance, reducing off state current by more than a decade. We were able
to reduce the leakage current so the ratio of the on to off current was about
three decades, minimum requirement for the digital design. However, short
channel effects become important already at gate lengths of around 300nm, so
we also demonstrate that appropriate scaling rules can be developed. By
applying those rules, our 150nm gate length device was able to reach unity
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gain frequency of almost 400 GHz. This number is much higher than silicon for
the comparable technology and is also higher than other 111-V compounds, like
lnP.

Appropriate methodology for nonparabolic quantum mechanical

treatment is developed and implemented in nanoMOS. We demonstrated,
through simulation, operational dual-gate lnSb FET device. We show that
nonparabolicity has a large effect on quantum mechanical behavior, reducing
energy eigenvalues relative to parabolic results, and increasing effective mass.
In terms of the 1-V characteristics, nonparabolicity will reduce threshold voltage
substantially and has to be taken into account in the Schrodinger equation.
We also identified major roadblocks for the further development and
scaling of the dual gate lnSb MOSFET, like mixing of the inversion layers and
the reduction in the transconductance and the unity gain frequency.
This project was initiated to explore potential of lnSb as a semiconductor
material for MOSFET technology. We have demonstrated that suitable devices
operating at the room temperature can be designed with the performance
superior to silicon, using unity gain frequency as a figure of merit. However,
downside of these devices is the lack of the practical p-type device, rendering
CMOS technology unusable. Also, requirement for the additional power supply
to reversely bias body would increase the cost. Given these, we believe that
although lnSb devices show promising performance, they may not be suitable
for mass production of the cheap computing devices, such as PCs. In fact, we
see the future for lnSb in the specialized applications where the performance is
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of the essence, and the cost concerns are secondary. In these niche
applications, lnSb MOSFET would perform well.
Last, but not the least, current infrastructure in the industry is geared
toward silicon, making any new technology change very expensive. However,
this problem is common to all new materials, be it lnSb, carbon nanotubes or
other 111-V compounds.
As for the future investigations, this project can be continued by
devising suitable design rules for a double gate lnSb MOSFET to remedy
negative effects of the mixing of the inversion layers and resulting reduction in
the transconductance and the unity gain frequency. These may include
appropriate thickness of the body and/or channel doping. More efficient and
robust computational engine may be integrated in Matlab to enhance
convergence. Also, further scaling of the device below 40 nm would require
ballistic transport, rather than drift-diffusion, which was main tool for this
project. Ballistic transport equations would need to be modified to account for
the nonparabolicity of the material. Quantization in the lateral direction may
also be necessary. Also, possibility of designing a p-type device through e.g.
strain engineering can be explored.
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